

**APPLICATION FOR  
UNITED STATES LETTERS PATENT  
SPECIFICATION**

**INVENTORS: Tomohiro SAITO  
Kyoichi SUGURO**

## **TITLE OF THE INVENTION**

### **METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES**

5

## **FIELD OF THE INVENTION**

This invention generally relates to a method of manufacturing semiconductor devices and, more particularly, to a method of manufacturing metal insulator semiconductor field effect transistors with silicide film gates.

This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2003-370755, filed on October 30, 2003, the entire contents of which are incorporated herein by reference.

## **BACKGROUND OF THE INVENTION**

Metal insulator semiconductor field effect transistor (“MISFET”) devices are contained in an integrated circuit as basic devices. A miniaturization technique is applied to a MISFET device to shorten its channel length in order to make an operation speed of the integrated circuit high. Since gate insulation and electrode films are also made thinner with the miniaturization, their materials conventionally used for the high speed operation are reaching limits. Thus, new materials, and new device structures

and manufacturing methods in which such new materials are applied have been developed.

5 Polycrystalline silicon, for example, generally used for a gate electrode material is high in resistivity. Metal or silicide is employed instead. When such a material is applied to an integrated circuit consisting of complementary metal oxide semiconductor (“CMOS”) circuits, for example, gate electrodes of N-channel and P-channel MISFET devices are made from identical materials so 10 that the work functions of both gate electrodes become equal. Thus, it is extremely difficult to control proper threshold voltages of the N-channel and P-channel MISFET devices required for circuit operations, respectively.

15 To avoid this difficulty, a method of controlling the work function has been proposed in Japanese Patent Disclosure 2001-20376, page 15, Fig. 1. In the method, TiN, for example, is used to form a gate electrode film and a composition rate of the TiN electrode for an N-channel MISFET is changed by implanting 20 nitrogen ions into the electrode. The method can control properly threshold voltages of the N-channel and P-channel MISFET devices, respectively.

The proposed method, however, has unstable factors as a 25 method of manufacturing semiconductor devices. Such unstable factors are that heating treatment required after forming the gate

electrode film causes deterioration of a withstand voltage of the gate electrode and that the generation of interface states results in reduction of driving capability of the gate electrode.

5

## SUMMARY OF THE INVENTION

The first aspect of the present invention is characterized in that a method of manufacturing semiconductor devices 10 comprises the steps of forming element isolation regions in a semiconductor substrate, forming a gate insulation film in an element region surrounded by the element isolation regions, forming a silicide film on the gate insulation film, irradiating energy beams to heat the silicide, patterning the silicide to form a 15 gate electrode film, and doping an impurity into the element region to form source and drain regions by using at least the gate electrode film made by the patterning step as a mask.

The second aspect of the present invention is 20 characterized in that a method of manufacturing semiconductor devices comprises the steps of forming element isolation regions in a semiconductor substrate, forming a dummy gate insulation film in an element region surrounded by the element isolation regions, forming a dummy gate electrode film on the dummy gate insulation 25 film, patterning the dummy gate electrode film to form a dummy gate electrode, forming extension regions by doping an impurity

into the element region by using the dummy gate electrode film as a mask, forming a sidewall insulation film on a side surface of the dummy gate electrode film, doping an impurity into the element region to form source and drain regions by using the dummy gate 5 electrode film as a mask which is provided with the sidewall insulation, covering the source and drain regions and the dummy gate with an interlayer insulation film, making the interlayer insulation film substantially even to expose the dummy gate electrode, eliminating the dummy gate electrode and the dummy 10 gate insulation film to define a space, forming a gate insulation film in the space on the semiconductor substrate, forming a silicide film on the gate insulation film, and irradiating energy beams to heat the silicide.

15                 The third aspect of the present invention is characterized in that a method of manufacturing semiconductor devices comprises the steps of forming element isolation regions in a semiconductor substrate, forming first conductive type and second conductive type MISFET regions surrounded by the element 20 isolation regions, forming gate insulation films in the first conductive type and second conductive type MISFET regions, forming silicide films on the gate insulation films, doping a first conductive type impurity into the silicide in the first conductive type MISFET region, irradiating energy beams to heat the silicide 25 into which the first conductive type impurity is doped, patterning the silicide films to form gate electrodes, and doping first

conductive type and second conductive type impurities into the first conductive type and second conductive type MISFET devices to form source and drain regions by using at least the patterned gate electrode films as a mask.

5

The fourth aspect of the present invention is characterized in that a method of manufacturing semiconductor devices comprises the steps of forming element isolation regions in a semiconductor substrate, forming first conductive type and second conductive type well regions surrounded by the element isolation regions to make second conductive type and first conductive type MISFET regions, forming dummy gate insulation films in the first conductive type and second conductive type MISFET regions, forming dummy gate electrode films on the dummy gate insulation films, patterning the dummy gate electrode films to make dummy gate electrodes, doping first conductive type and second conductive type impurities into the first conductive type and second conductive type metal insulator field effect transistors, respectively, to form extension regions by using the dummy gate electrode as a mask, forming a sidewall insulation film on a sidewall of the dummy gate electrode, doping first conductive type and second conductive type impurities into the first conductive type and second conductive type metal insulator field effect transistors, respectively, to form source and drain regions by using the dummy gate electrode as a mask on the sidewall of which the sidewall insulation is formed, covering the source and drain regions and the

dummy gate with an interlayer insulation film, making the interlayer insulation film substantially even to expose the dummy gate electrode, eliminating the dummy gate electrode and the dummy gate insulation film to define a space, forming a gate 5 insulation film in the space on the semiconductor substrate, forming a silicide film on the gate insulation film, doping a first conductive type impurity into the silicide in the first conductive type MISFET region, and irradiating energy beams to heat the silicide into which the first conductive type impurity is doped.

10

#### BRIEF DESCRIPTION OF THE DRAWINGS

A more complete appreciation of the present invention and many of its attendant advantages will be readily obtained as 15 the same becomes better understood by reference to the following detailed descriptions when considered in connection with the accompanying drawings, wherein:

Figs. 1A-1M are schematically cross-sectional views to 20 explain a series of processes of a method of manufacturing semiconductor devices in accordance with the first embodiment of the present invention;

Figs. 2A-2J are schematically cross-sectional views to 25 explain a series of processes of a method of manufacturing semiconductor devices in accordance with the second embodiment

of the present invention;

Figs. 3A-3I are schematically cross-sectional views to explain a series of processes of a method of manufacturing 5 semiconductor devices in accordance with the third embodiment of the present invention; and

Figs. 4A-4F show schematically cross-sectional views of processes in order in a method of manufacturing semiconductor 10 devices in accordance with the first embodiment of the present invention. By way of example, this embodiment is applied to manufacture MISFET devices with the structure of a damascene type CMOS circuit.

15 DETAILED DESCRIPTION OF THE INVENTION

Embodiments of the present invention will be explained below with reference to the attached drawings. It should be noted that the present invention is not limited to the embodiments but 20 covers their equivalents. Throughout the attached drawings, similar or same reference numerals show similar, equivalent or same components. The drawings, however, are shown schematically for the purpose of explanation so that their components are not necessarily the same in shape or dimension as actual ones. In other 25 words, concrete shapes or dimensions of the components should be considered as described in these specifications, not in view of the

ones shown in the drawings. Further, some components shown in the drawings may be different in dimension or ratio from each other.

5

## FIRST EMBODIMENT

Manufacturing processes to form element isolation regions in a semiconductor substrate will be explained below with reference to Figs. 1A-1C to begin with.

10

As shown in Fig. 1A, the first and second insulation films 11 and 12 are, in turn, formed on a P-type silicon semiconductor substrate 10. Insulation films 11 and 12 are made from silicon oxide and silicon nitride, for example, respectively. Subsequently, 15 lithography and etching methods are applied to selectively etch the first and second insulation films 11 and 12 to make a mask pattern.

Next, dry etching is carried out to make shallow trenches in silicon substrate 10 while the first and second insulation films 20 11 and 12 are used as a mask. As shown in Fig. 1B, a silicon oxide film, for example, is deposited as the third insulation film 13 by applying a chemical vapor deposition (“CVD”) method, and it is filled in the trenches and covers the second insulation film 12 on substrate 10.

25

An etching method is then applied to eliminate the third

insulation film 13, and the first and second insulation films 11 and 12 used as the mask from silicon substrate 10 while a chemical mechanical polishing (“CMP”) method is employed to make the surface of substrate 10 even. As shown in Fig. 1C, element isolation regions 14 of shallow trenches filled with the third insulation film 13 are formed.

Next, as shown in Fig. 1C, by applying an ion implantation method, phosphorus as an N-type impurity is implanted into a P-channel MISFET region to form N-type well region 15a. Boron as a P-type impurity is implanted into an N-channel MISFET region to form P-type well region 15b. Dosed amounts of phosphorus and boron are approximately  $1E12\text{ cm}^{-2}$  and  $1E13\text{ cm}^{-2}$ . After that, rapid heating treatment at a temperature of 900 °C for 10 sec., for example, is carried out to activate the implanted impurities. This results in forming P-channel and N-channel MISFET regions in a CMOS circuit structure.

Now, manufacturing processes to form a dummy gate structure will be explained below with reference to Figs. 1D-1F.

First, an approximately 10 nm silicon oxide film (not shown) is formed on silicon substrate 10. Electrically conductive impurity ions are implanted into silicon substrate 10 through the silicon oxide film to control a threshold voltage of a MISFET device. That is, an ion implantation method is applied to selectively

implant arsenic of an N-type impurity and boron of a P-type impurity into N-type and P-type wells 15a and 15b, respectively. Dosed amounts of arsenic and boron each are approximately  $1E13\text{ cm}^{-2}$  to  $1E14\text{ cm}^{-2}$ . After that, rapid heating treatment at a 5 temperature of  $900\text{ }^{\circ}\text{C}$  for 10 sec. , for example, is carried out to activate the implanted impurities.

Subsequently, as shown in Fig. 1D, silicon substrate 10 is thermally oxidized in an oxide atmosphere at temperatures ranging 10 from  $800\text{ }^{\circ}\text{C}$  to  $900\text{ }^{\circ}\text{C}$  to form a thermal oxidation film for dummy gate insulation film 16a with a thickness of about 8 nm. Further, by applying a CVD method, a poly-crystalline silicon film is grown to be about 100 nm in thickness, for example, as dummy gate electrode film 17a on dummy gate insulation film 16a.

15

Next, lithography and dry etching methods are carried out to selectively etch dummy gate electrode film 17a and dummy gate insulation film 16a so that dummy gate structure 22 is formed on silicon substrate 10 as shown in Fig. 1E. Further, an ion 20 implantation method is applied to form extension regions 19a and 19b by using dummy gate electrode film 17a as a mask. In other words, ion implantations are carried out to selectively implant boron of a P-type impurity and arsenic of an N-type impurity into extension regions 19a and 19b, respectively. Dosed amounts of 25 boron and arsenic each are approximately  $1E13\text{ cm}^{-2}$  to  $1E15\text{ cm}^{-2}$ . After that, rapid heating treatment at a temperature of  $900\text{ }^{\circ}\text{C}$  for

10 sec. , for example, is carried out to activate the implanted impurities. Alternatively, after dummy gate electrode film 17a is subject to etching treatment and extension regions 19a and 19b are formed, dummy gate insulation film 16a may be etched.

5

Next, as shown in Fig. 1F, a CVD method is applied to form a silicon nitride film as liner insulation layer 23 covering the surface of silicon substrate 10. The silicon nitride film is 20 nm to 40 nm in thickness. In addition, a silicon oxide film, for example, is 10 formed. A dry etching is then carried out to eliminate the silicon oxide film on silicon substrate 10 and the top surface of dummy gate structure 22 only so that the silicon oxide film selectively remains to form sidewall insulation film 20 around the circumference of dummy gate structure 22.

15

Subsequently, an ion implantation method is applied to implant ions through a mask consisting of dummy gate structure 22 and sidewall insulation film 20 so that source and drain regions 21a and 21b are formed. More particularly, boron of a P-type 20 impurity and arsenic of an N-type impurity are selectively implanted into N-type well region 15a and P-type well region 15b, respectively. Dosed amounts of boron and arsenic each are approximately  $1E15 \text{ cm}^{-2}$  to  $1E16 \text{ cm}^{-2}$ . After that, rapid heating treatment at a temperature of 900 °C for 10 sec., for example, is 25 carried out to activate the implanted impurities.

A CVD method is then applied to form silicon oxide film 24 covering silicon substrate 10. After that, CMP and etching methods are carried out to remove silicon oxide film 24 and expose the surfaces of dummy gate electrode film 17a and sidewall insulation film 20. As shown in Fig. 1G, the surface is made even and silicon oxide film 24 remains selectively to be an interlayer insulation film.

As shown in Fig. 1H, an etching method employing radicals of halogen atoms, such as those of fluorine atoms, is applied to selectively remove dummy gate electrode film 17a consisting of poly-crystalline silicon from silicon oxide interlayer insulation film 24 and sidewall insulation film 20. Further, diluted hydrofluoric acid, for example, is used to eliminate dummy gate insulation films 16a and to form space regions 22a in which a gate insulation film and a gate electrode are provided as explained below.

Next, as shown in Fig. 1I, a thermal oxidation method is carried out to form a silicon oxide film as gate insulation film 16b in space regions 22a on silicon substrate 10. Subsequently, a CVD method or a sputtering method is employed to form gate electrode film 17b of a silicide film, such as a WSi<sub>2</sub> film having a thickness of about 100 nm thickness. Gate electrode film 17b is filled in space region 22a and is formed on silicon substrate 10 as well.

Further, in order to control the work function of gate electrode film 17b, impurities are doped into gate electrode film 17b of P-channel and N-channel MISFET forming regions, respectively. Thus, gate electrode film 17b becomes an impurity doped silicide film.

5

As shown in Fig. 1J, a lithography method is applied to selectively cover gate electrode film 17b on P-type well region 15b formed in the N-channel MISFET forming region with the first photoresist film 18a. An ion implantation method is carried out to implant boron of a P-type impurity into gate electrode film 17b on N-type well region 15a formed in the P-channel MISFET forming region. A dosed amount of boron is about  $1E15 \text{ cm}^{-2}$  to  $1E16 \text{ cm}^{-2}$ . The first photoresist film 18a is then removed.

15

Further, as shown in Fig. 1K, a lithography method is used to cover gate electrode film 17d on N-type well region 15a formed in the P-channel MISFET forming region with the second photoresist film 18b. An ion implantation method is carried out to implant phosphorus of an N-type impurity into gate electrode film 17b on P-type well region 15b formed in the N-channel MISFET forming region. A dosed amount of phosphorus is about  $1E15 \text{ cm}^{-2}$  to  $1E16 \text{ cm}^{-2}$ . The second photoresist film 18b is then removed.

25

Next, as shown in Fig. 1L, a flash lamp annealing method is carried out to diffuse the boron of a P-type impurity with respect

to silicon and the phosphorus of an N-type impurity with respect to silicon. Silicon substrate 10 is heated at a temperature of 550 °C and is irradiated with incoherent light beams for 10 msec. to 100 msec. By using such a flash lamp annealing method, only gate electrode film 17b of WSi<sub>2</sub> is effectively heated at a high temperature.

Further, a dry etching or CMP method is applied to make the surface of silicon substrate 10 even. As shown in Fig. 1M, damascene structure 22 b consisting of a stack of gate electrode film 17b and gate insulation film 16b is formed, accordingly.

After that, a plasma CVD method is employed to deposit a silicon oxide film to form an interlayer insulation layer and heating treatment, a CMP method, and the like are applied to make the surface of the interlayer insulation layer flat. Contact holes are made in the interlayer insulation layer to form a gate electrode of the N-channel MISFET forming region, source and drain regions, and a gate electrode of the P-channel MISFET forming region. Metallic wiring made of Al, Cu or the like is provided for the source and drain regions.

Further, an interlayer insulation layer and metallic wiring may be alternatively and repeatedly made to form a multilayer wiring structure. The entire surface of silicon substrate 10 is covered with a surface protection film but is provided with

apertures made at pad portions. The method of manufacturing semiconductor devices of the first embodiment is completed in this way.

5           According to the first embodiment, short time heating treatment is carried out with a flash lamp to diffuse impurities implanted into a gate electrode film. Thus, it can provide a MISFET device with good element properties such as a high withstand voltage of the gate insulation layer.

10

In addition, according to the first embodiment, a threshold voltage of the gate electrode can be easily controlled by changing the work function of a silicide film used for the gate electrode of a MISFET device.

15

The work function of WS<sub>2</sub> used for the gate electrode film of the first embodiment is in the range of 4.3 eV to 4.6 eV in the event that no impurity is doped into WS<sub>2</sub>. An N-channel MISFET device can reduce the work function by 0.15 eV to 0.2 eV if phosphorus is doped into it as an impurity. On the other hand, a P-channel MISFET device can increase the work function by 0.15 eV to 0.2 eV if boron is doped into it as an impurity. Applications of this method to P-channel and N-channel MISFET device gate electrodes can provide a CMOS circuit with high performance  
20 characteristics.  
25

Further, the work function of a gate electrode film can be controlled by the quantity of impurities. Thus, the work function of a CMOS circuit can be controlled by doping, for example, a desired quantity of an impurity into a P-channel MISFET device only but 5 no impurity is doped into an N-channel MISFET device.

The usage of a damascene gate structure allows the carrying out of subsequent heating treatment at a relatively low temperature and obtains a highly reliable gate insulation layer. 10 Therefore, metallic oxide such as hafnium oxide can be used for a gate insulation layer.

## SECOND EMBODIMENT

15 Figs. 2A-2J show schematically cross-sectional views of processes in order in a method of manufacturing semiconductor devices in accordance with the second embodiment of the present invention. This embodiment is applied to manufacture MISFET devices with the structure of a damascene CMOS circuit.

20 First, manufacturing processes to form element isolation regions in a semiconductor substrate will be explained below with reference to Figs. 2A-2C.

25 As shown in Fig. 2A, the first and second insulation films 11 and 12 are, in turn, formed on a P-type silicon semiconductor

substrate 10. Insulation films 11 and 12 are made from silicon oxide and silicon nitride, for example, respectively. Subsequently, lithography and etching methods are applied to selectively etch the first and second insulation films 11 and 12 to make a mask pattern.

5

Next, a dry etching method is carried out to make shallow trenches in silicon substrate 10 by utilizing the first and second insulation films 11 and 12 as a mask. As shown in Fig. 2B, a silicon oxide film, for example, is formed as the third insulation film 13 by 10 applying a CVD method, and it is filled in the trenches and covers the second insulation film 12 on silicon substrate 10.

Then, CMP and etching methods are applied to eliminate the third insulation film 13 and the first and second insulation 15 films 11 and 12 used as the mask from silicon substrate 10 while making the surface of silicon substrate 10 even. As shown in Fig. 2C, element isolation regions 14 of shallow trenches filled with the third insulation film 13 are formed.

20 Next, as shown in Fig. 2C, an ion implantation method is carried out to implant phosphorus of an N-type impurity into a P-channel MISFET forming region so that N-type well region 15a is formed. On the other hand, boron of a P-type impurity is implanted into an N-channel MISFET forming region to form P-type well 25 region 15b. Dosed amounts of phosphorus and boron each are approximately  $1E12 \text{ cm}^{-2}$  to  $1E13 \text{ cm}^{-2}$ . After that, rapid heating

treatment at a temperature of 900 °C for 10 sec. , for example, is carried out to activate the implanted impurities. This results in forming P-channel and N-channel MISFET regions in a CMOS circuit structure.

5

Now, manufacturing processes to form a dummy gate structure will be explained below with reference to Figs. 2D-2F.

First, an approximately 10 nm silicon oxide film (not shown) is formed on silicon substrate 10. Electrically conductive impurity is implanted into silicon substrate 10 through the silicon oxide film to control a threshold voltage of a MISFET device. That is, an ion implantation method is applied to selectively implant arsenic of an N-type impurity and boron of a P-type impurity into N-type and P-type wells 15a and 15b, respectively. Dosed amounts of arsenic and boron each are approximately  $1E13 \text{ cm}^{-2}$  to  $1E14 \text{ cm}^{-2}$ . Rapid heating treatment at a temperature of 900 °C for 10 sec., for example, is then carried out to activate the implanted impurities.

20

Subsequently, as shown in Fig. 2D, silicon substrate 10 is thermally oxidized in an oxygen atmosphere at temperatures of 800 °C to 900 °C to form a thermal oxidation film for dummy gate insulation film 16a with a thickness of about 6 nm. Further, a CVD method is applied to grow a poly-crystalline silicon film to be about 100 nm in thickness, for example, as dummy gate electrode film 17a on dummy gate insulation film 16a. Further, silicon nitride cap film

18, for example, is grown to be 30 nm as shown in Fig. 2E.

Next, as shown in Fig. 2E, a lithography method and a dry etching method are applied to selectively etch silicon nitride cap film 18 and dummy gate electrode film 17a so that dummy gate structure 22 is formed on silicon substrate 10. Further, an ion implantation method is employed to form extension regions 19a and 19b by using dummy gate electrode film 17a as a mask. In other words, ion implantations are carried out to selectively implant boron of a P-type impurity and arsenic of an N-type impurity into extension regions 19a and 19b, respectively. Dosed amounts of boron and arsenic each are approximately  $1\text{E}13 \text{ cm}^{-2}$  to  $1\text{E}15 \text{ cm}^{-2}$ . After that, rapid heating treatment at a temperature of 900 °C for 10 sec. , for example, is carried out to activate the implanted impurities. Alternatively, after etching dummy gate insulation film 16a through a mask of silicon nitride cap film 18 and dummy gate electrode film 17a, extension regions 19a and 19b may be formed.

Next, as shown in Fig. 2F, a CVD method is applied to form a silicon nitride film covering the surface of silicon substrate 10. The silicon nitride film is 20 nm to 40 nm in thickness. A dry etching method is then carried out to eliminate the silicon nitride film from the upper surface of silicon substrate 10 and silicon nitride cap film 18 and to leave selectively the silicon nitride film as sidewall insulation film 20 around the circumference of dummy gate structure 22.

Subsequently, an ion implantation method is applied to implant ions through a mask consisting of dummy gate structure 22 and sidewall insulation film 20 so that source and drain regions 5 21a and 21b are formed. More particularly, boron of a P-type impurity and arsenic of an N-type impurity are selectively implanted into N-type well region 15a and P-type well region 15b, respectively. Dosed amounts of boron and arsenic each are approximately  $1E15 \text{ cm}^{-2}$  to  $1E16 \text{ cm}^{-2}$ . After that, rapid heating 10 treatment at a temperature of  $900^\circ\text{C}$  for 10 sec., for example, is carried out to activate the implanted impurities. Further, dummy gate insulation film 16a is etched through a mask consisting of dummy gate structure 22 and sidewall insulation film 20.

15 Next, a sputter method is employed to form a cobalt film, not shown, covering silicon substrate 10. Subsequently, heating treatment is carried out for the silicon layer of source and drain regions to react with the cobalt film only to selectively form cobalt silicide layers 25a and 25b on source and drain regions 21a and 21b 20 shown in Fig. 2F, respectively. The other residual cobalt layers are then selectively removed.

A CVD method is then applied to form a silicon oxide film covering silicon substrate 10. CMP and etching methods are then 25 carried out to remove the silicon oxide film and expose the upper surfaces of cap film 18 and sidewall insulation film 20. As shown in

Fig. 2G, the surface is made even and interlayer insulation film 24 is selectively left.

Further, as shown in Fig. 2H, phosphoric acid, for example, is used to selectively eliminate silicon nitride cap film 18 against silicon oxide interlayer insulation film 24. An etching method employing radicals of halogen atoms, such as those of fluorine atoms, is applied to selectively remove dummy electrode films 17a consisting of poly-crystalline silicon from silicon oxide interlayer insulation film 24 and silicon nitride sidewall insulation film 20. Further, diluted hydrofluoric acid, for example, is used to remove dummy gate insulation film 16a and to form space region 22a in which a gate insulation film and a gate electrode are provided as explained below.

15

Next, as shown in Fig. 2I, a CVD or sputter method is employed to form high dielectric gate insulation film 16c of hafnium oxide covering silicon substrate 10. A CVD or sputter method is also used to form silicide gate electrode film 17c such as NiSi<sub>2</sub> with a thickness of 100 nm. Gate electrode film 17 is filled in space region 22a and is also formed on the surface of silicon substrate 10.

Further, impurities are implanted into gate electrode films 17c of P-channel and N-channel MISFET devices to control the work function of gate electrode films 17c. The impurity

implantation process is substantially the same as in the first embodiment and its explanation is omitted, accordingly. Thus, gate electrode films 17c are impurity doped metal silicide ones in this case.

5

An ion implantation method is applied to selectively implant boron of a P-type impurity into gate electrode film 17c of N-type well region 15a in a P-channel MISFET device. Dosed amount of boron is approximately  $1E15 \text{ cm}^{-2}$  to  $1E16 \text{ cm}^{-2}$ . Likewise, 10 an ion implantation method is also used to selectively implant phosphorus of an N-type impurity into gate electrode film 17c of P-type well region 15b in N-channel MISFET devices. A dosed amount of phosphorus is approximately  $1E15 \text{ cm}^{-2}$  to  $1E16 \text{ cm}^{-2}$ .

15

A flash lamp annealing method is carried out to diffuse the implanted boron, which is a P-type impurity with respect to silicon, and the implanted phosphorus, which is an N-type impurity with respect to silicon. Silicon substrate 10 is heated at a temperature of 550 °C and is irradiated with incoherent light 20 beams consisting primarily of visible light-wavelengths for 10 msec. to 100 nsec. By using such a flash lamp, only gate electrode film 17b of NiSi<sub>2</sub> is effectively heated at a high temperature for such a short period of time.

25

Further, a dry etching or CMP method is applied to make the surface of silicon substrate 10 even. As shown in Fig. 2J,

damascene structure 22 b covered with gate electrode film 17c and high dielectric gate insulation film 16c is formed.

After that, a plasma CVD method is employed to deposit a  
5 silicon oxide film, not shown, for an interlayer insulation film and, then, heating treatment, a CMP method, and the like are applied to make the surface of the interlayer insulation film flat. Contact holes are made in the interlayer insulation film to form a gate electrode of an N-channel MISFET device, source and drain regions,  
10 and a gate electrode of a P-channel MISFET device. Metallic wiring made of Al, Cu or the like is provided for the source and drain regions.

Further, an interlayer insulation film and metallic wiring  
15 may be alternatively and repeatedly made to form a multilayer wiring structure. The entire surface of silicon substrate 10 is covered with a surface protection film but is provided with apertures made at pad portions. The method of manufacturing semiconductor devices of the second embodiment is completed in  
20 this way.

According to this second embodiment, short time heating treatment is carried out with a flash lamp to diffuse impurities implanted into a gate electrode film. Thus, it can provide a MISFET  
25 device with good element properties such as a high withstand voltage of the gate insulation film.

In addition, according to the second embodiment, a threshold voltage of the gate electrode can be easily controlled by changing the work function of a silicide film used for the gate 5 electrode of a MISFET device.

The work function of the gate electrode film may be also controlled by a quantity of impurities. Thus, the work function of a CMOS circuit may be controlled by doping, for example, a desired 10 quantity of an impurity into a P-channel MISFET device only but no impurity is doped into an N-channel MISFET device.

The usage of a damascene gate structure allows the carrying out of subsequent heating treatment at a relatively low 15 temperature and obtains a highly reliable gate insulation film.

Since silicide layers are formed in source and drain regions, a MISFET device can operate much faster.

20

### THIRD EMBODIMENT

Figs. 3A-3I show schematically cross-sectional views of processes in order in a method of manufacturing semiconductor devices in accordance with the third embodiment of the present 25 invention. This embodiment is applied to manufacture MISFET devices with the structure of an ordinary CMOS circuit.

Manufacturing processes to form element isolation regions in a semiconductor substrate will be explained below with reference to Figs. 3A-3C.

5

As shown in Fig. 3A, the first and second insulation films 11 and 12 are, in turn, formed on a P-type silicon semiconductor substrate 10. Insulation films 11 and 12 are made from silicon oxide and silicon nitride, for example, respectively. Subsequently, 10 lithography and etching methods are applied to selectively etch the first and second insulation films 11 and 12 to make a mask pattern.

Next, a dry etching method is carried out to make shallow trenches in silicon substrate 10 by utilizing the first and second 15 insulation films 11 and 12 as a mask. As shown in Fig. 3B, a silicon oxide film, for example, is formed as the third insulation film 13 by applying a CVD method, and it is filled in the trenches and covers the second insulation film 12 on silicon substrate 10.

20 Then, CMP and etching methods are applied to eliminate the third insulation film 13, and the first and second insulation films 11 and 12 used as the mask from silicon substrate 10 while making the surface of silicon substrate 10 even. As shown in Fig. 3C, element isolation regions 14 of shallow trenches filled with the 25 third insulation film 13 are formed.

Next, as shown in Fig. 3C, an ion implantation method is carried out to implant phosphorus of an N-type impurity into a P-channel MISFET region so that N-type well region 15a is formed. On the other hand, boron of a P-type impurity is implanted into an 5 N-channel MISFET region to form P-type well region 15b. Dosed amounts of phosphorus and boron each are approximately  $1E12$   $\text{cm}^{-2}$  to  $1E13$   $\text{cm}^{-2}$ . After that, rapid heating treatment at a temperature of  $900$   $^{\circ}\text{C}$  for 10 sec., for example, is carried out to activate the implanted impurities. This results in forming 10 P-channel and N-channel MISFET regions in a CMOS circuit structure.

Now, manufacturing processes to form a gate structure will be explained below with reference to Figs. 3D-3I.

15

First, an approximately 10 nm silicon oxide film (not shown) is formed on silicon substrate 10. In order to control a threshold voltage of a MISFET device, an ion implantation method is applied to selectively implant arsenic of an N-type impurity and 20 boron of a P-type impurity into N-type and P-type wells 15a and 15b, respectively, through the silicon oxide film. Dosed amounts of arsenic and boron each are approximately  $1E13$   $\text{cm}^{-2}$  to  $1E14$   $\text{cm}^{-2}$ . Rapid heating treatment at a temperature of  $900$   $^{\circ}\text{C}$  for 10 sec., for example, is then carried out to activate the implanted impurities.

25

Subsequently, as shown in Fig. 3D, silicon substrate 10 is

thermally oxidized in an oxygen atmosphere at a temperature of 900 °C to form a thermal oxidation film used for gate insulation film 16 with a thickness of about 6 nm. Further, a CVD method is applied to grow a WSix film to be about 100 nm in thickness, for 5 example, as gate electrode film 17a on gate insulation film 16a.

Next, as shown in Fig. 3E, a lithography method is applied to selectively cover gate electrode film 17 with first photoresist film 18a. Further, an ion implantation method is 10 carried out to selectively implant boron of a P-type impurity into gate electrode film 17 of an N-type well region in a P-channel MISFET device. A dosed amount of boron is approximately 1E15 cm<sup>-2</sup> to 1E16 cm<sup>-2</sup>. After that, the first photoresist film 18a is removed.

15

Further, as shown in Fig. 3F, a lithography method is used to cover gate electrode film 17 on N-type well region 15a formed in the P-channel MISFET device with the second photoresist film 18b. After that , an ion implantation method is 20 used to implant phosphorus of an N-type impurity into gate electrode film 17 on P-type well region 15b formed in the N-channel MISFET device. A dosed amount of phosphorus is about 1E15 cm<sup>-2</sup> to 1E16 cm<sup>-2</sup>. The second photoresist film 18b is then removed. Thus, gate electrode film 17 is made from impurity doped metal 25 silicide.

As shown in Fig. 3G, a flash lamp annealing method is carried out to diffuse the implanted boron and phosphorus. Silicon substrate 10 is heated at a temperature of 550 °C and is irradiated with incoherent light beams consisting primarily of visible light-wavelengths for 10 msec. to 100 nsec. By using such a flash lamp annealing method, only gate electrode film 17 of WSi<sub>2</sub> is effectively heated at a high temperature.

Subsequently, lithography and dry etching methods are applied to selectively etch gate electrode film 17 and gate insulation film 16 so that a layer stack structure is made of gate electrode film 17 and gate insulation film 16 as shown in Fig. 3H. Further, an ion implantation method is carried out to form extension regions 19a and 19b by using gate electrode film 17 as a mask. That is, boron of a P-type impurity and arsenic of an N-type impurity are selectively implanted into N-type and P-type wells, respectively. Dosed amounts of boron and arsenic each are about 1E13 cm<sup>-2</sup> to 1E15 cm<sup>-2</sup>. Thereafter, rapid heating at a temperature of 900 °C for 10 sec. is carried out to activate the implanted impurities. Alternatively, without patterning the thermal oxidation film, an ion implantation method may be applied to form extension regions 19a and 19b and, then, patterning of the thermal oxidation film may be also performed to form a gate insulation film region.

Next, a CVD method is applied to form a silicon nitride film covering the surface of silicon substrate 10. The silicon nitride

film is 20 nm to 40 nm in thickness. A dry etching method is then carried out to eliminate the upper surface of silicon substrate 10 and gate electrode film 17 and to leave selectively the silicon nitride film as sidewall insulation film 20 around the circumference 5 of gate electrode film 17 as shown in Fig. 3I. Subsequently, an ion implantation method is applied to implant ions through a mask consisting of gate electrode film 17 and sidewall insulation film 20 so that source and drain regions 21a and 21b are formed. More particularly, boron of a P-type impurity and arsenic of an N-type 10 impurity are selectively implanted into N-type and P-type well regions 15a and 15b, respectively. Dosed amounts of boron and arsenic each are approximately  $1E15 \text{ cm}^{-2}$  to  $1E16 \text{ cm}^{-2}$ . After that, rapid heating treatment at a temperature of 900 °C for 10 sec., for example, is carried out to activate the implanted impurities.

15

After that, a CVD method is employed to deposit a silicon oxide film, not shown, for an interlayer insulation film and, then, heating treatment, a CMP method, and the like are applied to make the surface of the interlayer insulation film flat. Contact holes are 20 made in the interlayer insulation film to form a gate electrode of an N-channel MISFET device, source and drain regions, and a gate electrode of a P-channel MISFET device. Metallic wiring made of Al, Cu or the like is provided for the source and drain regions.

25

Further, an interlayer insulation film and metallic wiring may be alternatively and repeatedly made to form a multilayer

wiring structure. The entire surface of silicon substrate 10 is covered with a surface protection film but is provided with apertures made at pad portions. The method of manufacturing semiconductor devices of the third embodiment is completed in this  
5 way.

According to this third embodiment, short time heating treatment is carried out with a flash lamp to diffuse impurities implanted into a gate electrode film. Thus, it can provide a MISFET  
10 device with good element properties such as a high withstand voltage of the gate insulation film.

In addition, according to the third embodiment, a threshold voltage of the gate electrode can be easily controlled by  
15 changing the work function of a silicide film used for the gate electrode of a MISFET device.

The work function of WS<sub>2</sub> used for the gate electrode film of this embodiment is in the range of 4.3 eV to 4.6 eV in the event  
20 that no impurity is doped into WS<sub>2</sub>. An N-channel MISFET device can reduce the work function by 0.15 eV to 0.2 eV if phosphorus is doped into it as an impurity. On the other hand, a P-channel MISFET device can increase the work function by 0.15 eV to 0.2 eV if boron is doped into it as an impurity. Applications of this method  
25 to P-channel and N-channel MISFET device gate electrodes can provide a CMOS circuit with high performance characteristics.

The work function of the gate electrode film can be also controlled by a quantity of impurities. Thus, the work function of a CMOS circuit may be controlled by doping, for example, a desired 5 quantity of an impurity into a P-channel MISFET device only but no impurity may be doped into an N-channel MISFET device.

#### FOURTH EMBODIMENT

10 Figs. 4A-4F show schematically cross-sectional views of processes by order in a method of manufacturing semiconductor devices in accordance with the fourth embodiment of the present invention. This embodiment is applied to manufacture MISFET devices with the structure of ordinary CMOS circuits.

15

In the manufacturing method of this embodiment, impurities are doped into silicide films when the silicide films are formed. Except that process, the manufacturing method is basically the same as that of the third embodiment.

20

First, manufacturing processes to form element isolation regions in a semiconductor substrate will be explained below with reference to Figs. 4A-4C.

25

As shown in Fig. 4A, the first and second insulation films 11 and 12 are, in turn, formed on P-type silicon semiconductor

substrate 10. Insulation films 11 and 12 are made from silicon oxide and silicon nitride, for example, respectively. Subsequently, lithography and etching methods are applied to selectively etch the first and second insulation films 11 and 12 to make a mask pattern.

5

Next, a dry etching method is carried out to make shallow trenches in silicon substrate 10 by utilizing the first and second insulation films 11 and 12 as a mask. As shown in Fig. 4B, a silicon oxide film, for example, is formed as the third insulation film 13 by 10 applying a CVD method, and it is filled in the trenches and covers the second insulation film 12 on silicon substrate 10.

Then, CMP and etching methods are applied to eliminate the third insulation film 13, and the first and second insulation 15 films 11 and 12 used as the mask from silicon substrate 10 while making the surface of silicon substrate 10 even. As shown in Fig. 4C, element isolation regions 14 of shallow trenches filled with the third insulation film 13 are formed.

20 Next, as shown in Fig. 4C, an ion implantation method is carried out to implant phosphorus of an N-type impurity into a P-channel MISFET region so that N-type well region 15a is formed. On the other hand, boron of a P-type impurity is implanted into an 25 N-channel MISFET region to form P-type well region 15b. Dosed amounts of phosphorus and boron each are approximately 1E12 cm<sup>-2</sup> to 1E13 cm<sup>-2</sup>. After that, rapid heating treatment at a

temperature of 900 °C for 10 sec., for example, is carried out to activate the implanted impurities. This results in forming P-channel and N-channel MISFET regions in a CMOS circuit structure.

5

Now, manufacturing processes to form a gate structure will be explained below with reference to Figs. 4D-4F.

First, an approximately 10 nm silicon oxide film (not shown) is formed on silicon substrate 10. In order to control a threshold voltage of a MISFET device, an ion implantation method is applied to selectively implant arsenic of an N-type impurity and boron of a P-type impurity into N-type and P-type wells 15a and 15b, respectively, through the silicon oxide film. Dosed amounts of arsenic and boron each are approximately  $1E13 \text{ cm}^{-2}$  to  $1E14 \text{ cm}^{-2}$ . Rapid heating treatment at a temperature of 900 °C for 10 sec., for example, is then carried out to activate the implanted impurities.

Subsequently, as shown in Fig. 4D, silicon substrate 10 is thermally oxidized in an oxygen atmosphere at a temperature of 900 °C to form a thermal oxidation film used for gate insulation film 16 with a thickness of about 6 nm. Further, a CVD method is applied to a  $\text{WSi}_2$  silicide film with a thickness of about 100 nm, for example, as gate electrode film 17d. Further, when gate electrode film 17d is formed, a  $\text{PH}_3$  gas is introduced into a CVD chamber to dope decomposed phosphorus into the silicide film. Thus, gate

electrode film 17d is made from impurity doped silicide.

Next, a flash lamp annealing method is carried out to diffuse the implanted phosphorus of an N-type impurity. Silicon  
5 substrate 10 is heated at a temperature of 550 °C and is irradiated with incoherent light beams consisting primarily of visible light-wavelengths for 10 msec. to 100 msec. By using such a flash lamp annealing method, only gate electrode film 17d of WSi<sub>2</sub> is effectively heated at a high temperature for such a short period of  
10 time.

Subsequently, lithography and dry etching methods are applied to selectively etch gate electrode film 17d and gate insulation film 16 so that a layer stack structure consisting of gate  
15 insulation film 16 and gate electrode film 17d is formed as shown in Fig. 4E.

Further, an ion implantation method is carried out to form extension regions 19a and 19b by using gate electrode film 17d  
20 as a mask. That is, boron of a P-type impurity and arsenic of an N-type impurity are selectively implanted into N-type and P-type wells 15a and 15b, respectively. Dosed amounts of boron and arsenic each are about 1E13 cm<sup>-2</sup> to 1E15 cm<sup>-2</sup>. Thereafter, rapid heating at a temperature of 900 °C for 10 sec., for example, is  
25 carried out to activate the implanted impurities.

Next, a CVD method is applied to deposit a silicon nitride film covering the surface of silicon substrate 10. The silicon nitride film is 20 nm to 40 nm in thickness. A dry etching method is then carried out to eliminate only the upper surface of silicon substrate 5 10 and gate electrode film 17 and to leave selectively the silicon nitride film as sidewall insulation film 20 around the circumference of gate electrode film 17 as shown in Fig. 4F. Subsequently, an ion implantation method is applied to implant ions through a mask consisting of gate electrode film 17 and sidewall insulation film 20 10 so that source and drain regions 21a and 21b are formed. More particularly, boron of a P-type impurity and arsenic of an N-type impurity are selectively implanted into N-type and P-type well regions 15a and 15b, respectively. Dosed amounts of boron and arsenic each are approximately  $1E15 \text{ cm}^{-2}$  to  $1E16 \text{ cm}^{-2}$ . After that, 15 rapid heating treatment at a temperature of 900 °C for 10 sec., for example, is carried out to activate the implanted impurities.

After that, a CVD method is employed to deposit a silicon oxide film, not shown, for an interlayer insulation film and, then, 20 heating treatment, a CMP method, and the like are applied to make the surface of the interlayer insulation film flat. Contact holes are made in the interlayer insulation film to form a gate electrode of an N-channel MISFET device, source and drain regions, and a gate electrode of a P-channel MISFET device. Metallic wiring made of Al, 25 Cu or the like is provided for the source and drain regions.

Further, an interlayer insulation film and metallic wiring may be alternatively and repeatedly made to form a multilayer wiring structure. The entire surface of silicon substrate 10 is covered with a surface protection film but is provided with apertures made at pad portions. The method of manufacturing semiconductor devices of the fourth embodiment is completed in this way.

According to this fourth embodiment, short time heating treatment is carried out with a flash lamp to diffuse impurities implanted into a gate electrode film. Thus, it can provide a MISFET device with good element properties such as a high withstand voltage of the gate insulation film.

In addition, according to the fourth embodiment, since impurities are doped when a gate electrode film is formed, total manufacturing processes can be simplified. Further, the work function of a silicide film used for the gate electrode of a MISFET device can be changed by controlling an amount of impurities doped into the silicide film. Thus, a threshold voltage of the MISFET device can be easily controlled.

As many apparently different embodiments of the present invention may be widely made without departing from its spirit and scope, it is to be understood that the invention is not limited to the specific embodiments set forth above.

The impurity doped silicide electrode film is made from not only  $\text{WSi}_2$  or  $\text{Ni Si}_2$  but also another silicide of cobalt, titanium, tantalum, palladium, platinum, niobium, or the like.

5

Further, the composition ratio between metal and silicon in the impurity doped silicide electrode film is not always  $\text{WSi}_2$  in the case of a tungsten silicide film. Properties of the other metal silicide electrode films and impurity doped metal silicide films are  
10 also controlled by changing their composition ratio.

In addition to phosphorus and boron, arsenic or antimony, and gallium or indium can be used for providing silicon with N-type and P-type electric conductivities, respectively, and are used as an  
15 impurity to be implanted into metal silicide electrode films and as that to be doped into impurity doped metal silicide films.

In order to dope an impurity into a metal silicide film, after an impurity doped silicon oxide film is formed on a metal  
20 silicide electrode film, heating treatment may be carried out.

An energy beam to be irradiated to an impurity doped metal silicide electrode film may be not only incoherent light from a flash lamp, a tungsten lamp, an ark lamp or the like but also a  
25 laser beam of excimer laser, argon laser or the like, or an electron beam.

A gate insulation film may be a silicon nitride film, or a film stack of silicon oxide and silicon nitride films besides a silicon oxide film. In addition, a metallic oxide film such as a titan oxide 5 film, a hafnium oxide film, or the like can be used itself or in combination as a stack structure.

Besides a metal silicide film made from cobalt used for source and drain regions, another metal or metal silicide film may 10 be made from tungsten, nickel, titanium, molybdenum, tantalum, palladium, platinum, niobium, or the like, by itself or in combination.

A semiconductor device provided with a metal silicide electrode film or impurity doped metal silicide electrode film is not limited to a MISFET device consisting of CMOS circuits, but may 15 also be a single P-type or N-type MISFET device or a memory cell transistor device.

20 Besides a silicon substrate, a III-V group semiconductor substrate such as a GaAs substrate or an insulation substrate such as an SOI substrate may be used to perform substantially the same function as the silicon substrate.